Design and verification of state-of-the-art optimisation algorithms in FPGA evaluation modules targeting high computing performance
and low energy project specifications.
Devise and tailor complex mathematical algorithms to make them suitable for implementation on FPGAs considering trade-offs between circuit parallelism/pipelining, numerical accuracy and silicon/energy budgets.
et al., 2014, Predictive Control Using an FPGA With Application to Aircraft Control, Ieee Transactions on Control Systems Technology, Vol:22, ISSN:1063-6536, Pages:1006-1017
et al., 2015, Computer Architectures to Close the Loop in Real-time Optimization, 54th IEEE Conference on Decision and Control (CDC), IEEE, Pages:4597-4611
et al., 2013, Energy-aware MPC co-design for DC-DC converters, European Control Conference (ECC), IEEE, Pages:3608-3613
et al., 2009, High Resolution Digital Spectroscopy Based on Multiple Interleaved ADCs, IEEE Nuclear Science Symposium Conference 2009, IEEE, Pages:589-592, ISSN:1082-3654
et al., 2009, Digital Configurable Processor for Acquisition and Elaboration of Data from Detector Arrays, IEEE Nuclear Science Symposium Conference 2009, IEEE, Pages:559-562, ISSN:1082-3654