Imperial College London
Alternate

ProfessorChristos-SavvasBouganis

Faculty of Engineering, Department of Electrical and Electronic Engineering

Professor of Intelligent Digital Systems
 
 
 
//

Contact

 

+44 (0)20 7594 6144christos-savvas.bouganis Website

 
 
//

Location

 

904Electrical EngineeringSouth Kensington Campus

//

Summary

 

Publications

Citation

BibTex format

@inproceedings{Duarte:2014:10.1007/978-3-319-05960-0_5,
author = {Duarte, RP and Bouganis, CS},
doi = {10.1007/978-3-319-05960-0_5},
pages = {49--60},
title = {A Unified framework for over-clocking linear projections on FPGAs under PVT variation},
url = {http://dx.doi.org/10.1007/978-3-319-05960-0_5},
year = {2014}
}
Download

RIS format (EndNote, RefMan)

TY  - CPAPER
AB  - Linear Projection is a widely used algorithm often implemented with high throughput requisites. This work presents a novel methodology to optimise Linear Projection designs that outperform typical design methodologies through a prior characterisation of the arithmetic units in the data path of the circuit under various operating conditions. Limited by the ever increasing process variation, the delay models available in synthesis tools are no longer suitable for performance optimisation of designs, as they are generic and only take into account the worst case variation for a given fabrication process. Hence, they heavily penalise the optimisation strategy of a design by leaving a gap in performance. This work presents a novel unified optimisation framework which contemplates a prior characterisation of the embedded multipliers on the target device under PVT variation. The proposed framework creates designs that achieve high throughput while producing less errors than typical methodologies. The results of a case study reveal that the proposed methodology outperforms the typical implementation in 3 real-life design strategies: high performance, low power and temperature variation. The proposed methodology produced Linear Projection designs that were able to perform up to 18 dB better than the reference methodology. © 2014 Springer International Publishing Switzerland.
AU  - Duarte,RP
AU  - Bouganis,CS
DO  - 10.1007/978-3-319-05960-0_5
EP  - 60
PY  - 2014///
SN  - 0302-9743
SP  - 49
TI  - A Unified framework for over-clocking linear projections on FPGAs under PVT variation
UR  - http://dx.doi.org/10.1007/978-3-319-05960-0_5
ER  -
Download