Imperial College London
Alternate

ProfessorEmm MicDrakakis

Faculty of Engineering, Department of Bioengineering

Professor of Bio-Circuits and Systems
 
 
 
//

Contact

 

e.drakakis Website

 
 
//

Location

 

B207Bessemer BuildingSouth Kensington Campus

//

Summary

 

Publications

Citation

BibTex format

@article{Papadimitriou:2016:10.1016/j.mejo.2016.04.007,
author = {Papadimitriou, KI and Houssein, A and Drakakis, EM},
doi = {10.1016/j.mejo.2016.04.007},
journal = {Microelectronics Journal},
pages = {177--193},
title = {Analytical study, performance optimisation and design rules for customary static and dynamic subthreshold MOS translinear topologies},
url = {http://dx.doi.org/10.1016/j.mejo.2016.04.007},
volume = {53},
year = {2016}
}
Download

RIS format (EndNote, RefMan)

TY  - JOUR
AB  - This paper aims to provide qualitative and quantitative answers to questions related to the impact of transistor-level design parameters upon the performance and accuracy of static and dynamic translinear (TL) circuits in subthreshold CMOS. A methodical, step-by-step, symbolic analysis, exploiting a simplified EKV-based approximation is performed upon customary static TL topologies, including the four MOS transistor (MOST) multiplier/divider, the squarer circuit and the alternating formation of a six MOST multiplier/divider. The logarithmic integrator is treated as a typical dynamic TL analysis example. The produced EKV-based symbolic analysis results are compared against the ideally expected behaviours and Spectre®-BSIM3V3model-simulations. The satisfying agreement between the proposed EKV-based model and Spectre simulator allowed us to proceed further and investigate the conditions under which optimal behaviour is achieved. Optimisation techniques, based on MOSTs' geometrical parameters combinations, resulted in the articulation of practical design rules.
AU  - Papadimitriou,KI
AU  - Houssein,A
AU  - Drakakis,EM
DO  - 10.1016/j.mejo.2016.04.007
EP  - 193
PY  - 2016///
SN  - 0026-2692
SP  - 177
TI  - Analytical study, performance optimisation and design rules for customary static and dynamic subthreshold MOS translinear topologies
T2  - Microelectronics Journal
UR  - http://dx.doi.org/10.1016/j.mejo.2016.04.007
UR  - http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000379277200018&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=1ba7043ffcc86c417c072aa74d649202
UR  - http://hdl.handle.net/10044/1/48198
VL  - 53
ER  -
Download