Imperial College London

Dr James J. Davis

Faculty of EngineeringDepartment of Electrical and Electronic Engineering

Teaching Fellow in Software Engineering



james.davis06 Website




906Electrical EngineeringSouth Kensington Campus





James Davis is a Teaching Fellow in the Department of Electrical and Electronic Engineering's Circuits and Systems group at Imperial College London. For 2018–19, he leads the department's Computer Architecture 2 and High-performance Computing modules.

You can find James on Google Scholar and connect with him on LinkedIn.

His research interests include:

  • Runtime monitoring of digital electronic hardware
  • Computer arithmetic
  • Fault tolerance, reliability and lifetime extension
  • Self-adaptive systems
  • Reconfigurable computing
  • Heterogeneous and embedded systems.

James serves on the technical programme committees of the four top-tier reconfigurable computing conferences (FPGA, FCCM, FPL and FPT) and is a multi-best paper award recipient. He is a Member of the IEEE and ACM.



Wang E, Davis JJ, Cheung PYK, 2018, A PYNQ-Based Framework for Rapid CNN Prototyping., IEEE Computer Society, Pages:223-223

Li H, Davis JJ, Wickerson J, et al., 2018, Digit Elision for Arbitrary-Accuracy Iterative Computation, Pages:107-114

Bragg G, Leech C, Balsamo D, et al., 2018, An Application- and Platform-agnostic Runtime Management Framework for Multicore Systems, International Joint Conference on Pervasive and Embedded Computing and Communication Systems (PECCS) 2018, SciTePress, Pages:57-66

Zhao R, Liu S, Ng H, et al., 2018, Hardware Compilation of Deep Neural Networks: An Overview (invited), IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) 2018, IEEE, Pages:1-8

Davis JJ, Levine J, Stott E, et al., 2018, KOCL: Kernel-level Power Estimation for Arbitrary FPGA-SoC-accelerated OpenCL Applications, International Workshop on OpenCL (IWOCL) 2018, ACM, Pages:4:1-4:1

More Publications