James Davis is a Research Associate in the Department of Electrical and Electronic Engineering's Circuits and Systems group at Imperial College London. He is currently a partner of the EPSRC-funded PRiME project.
His research interests include:
- Runtime monitoring of digital electronic hardware
- Computer arithmetic
- Fault tolerance, reliability and lifetime extension
- Self-adaptive systems
- Reconfigurable computing
- Heterogeneous and embedded systems.
James serves on the technical programme committees of the four top-tier reconfigurable computing conferences (FPGA, FCCM, FPL and FPT) and is an IEEE Best Paper Award recipient. He is a Member of the IEEE and ACM.
et al., Digit Elision for Arbitrary-accuracy Iterative Computation, IEEE Symposium on Computer Arithmetic (ARITH) 2018, IEEE
et al., Hardware Compilation of Deep Neural Networks: An Overview (invited), IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) 2018, IEEE
Wang E, Davis JJ, Cheung P, A PYNQ-based Framework for Rapid CNN Prototyping, IEEE Symposium on Field-programmable Custom Computing Machines (FCCM) 2018, IEEE
et al., 2018, An Application- and Platform-agnostic Control and Monitoring Framework for Multicore Systems, International Joint Conference on Pervasive and Embedded Computing and Communication Systems (PECCS) 2018, SciTePress, Pages:57-66
et al., 2018, KOCL: Kernel-level Power Estimation for Arbitrary FPGA-SoC-accelerated OpenCL Applications, International Workshop on OpenCL (IWOCL) 2018, ACM