Publications
349 results found
Bouganis CS, Cheung PYK, Ng J, et al., 2004, A steerable complex wavelet construction and its implementation on FPGA, Berlin, 14th international conference on field-programmable logic and applications, Leuven, Belgium, 30 August - 1 September 2004, Publisher: Springer-Verlag Berlin, Pages: 394-403
Campregher N, Cheung PYK, Vasilko M, 2004, BIST based interconnect fault location for FPGAs, Berlin, 14th international conference on field-programmable logic and applications, Leuven, Belgium, 30 August - 1 September 2004, Publisher: Springer-Verlag Berlin, Pages: 322-332
Hughes F, Constantinides GA, Cheung PYK, 2004, Automatic utilisation of block RAMs within handel-C, Proceedings of IEE seminar on system on chip design, test, and techology, Pages: 1-6
Cheung RCC, Brown A, Luk W, et al., 2004, A scalable hardware architecture for prime number validation, New York, 3rd international conference on field-programmable technology DEC 06-08, 2004 Univ Queensland, Brisbane, AUSTRALIA, Publisher: IEEE, Pages: 177-184
Sedcole P, Cheung PYK, Constantinides G, et al., 2004, A structured system methodology for FPGA based system-on-a-chip design, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Publisher: IEEE COMPUTER SOC, Pages: 271-272
Luk W, Cheung PYK, Shirazi N, 2004, Configurable computing, The electrical engineering handbook, Editors: Chen, Publisher: Elsevier Academic Press, Pages: 335-342, ISBN: 9780121709600
Gaffar AA, Mencer O, Luk W, et al., 2004, Unifying bit-width optimisation for fixed-point and floating-point designs, Los Alamitos, 12th annual IEEE symposium on field-programmable custom computing machines, Napa, Ca, 2004, Publisher: IEEE Computer Soc, Pages: 79-88
Cheung PYK, Constantinides GA, Sousa JTD, 2004, Guest Editors’ Introduction: Field Programmable Logic and Applications, IEEE Transactions on Computers, Vol: 53, Pages: 1361-1362
Hettiaratchi S, Cheung PYK, 2004, A novel implementation of tile-based address mapping, Los Alamitos, Design, automation and test in europe conference and exhibition (DATE 04), Paris, France, 16 - 20 February 2004, Publisher: IEEE Computer Soc, Pages: 306-311
Cheung PYK, Constantinides GA, Luk W, 2004, Multiprocessors, The electrical engineering handbook, Editors: Chen, Publisher: Elsevier Academic Press, Pages: 335-342, ISBN: 9780121709600
Sedcole P, Cheung PYK, Constantinides G, et al., 2004, A Structured Methodology for System-on-an-FPGA Design, Pages: 1047-1051
Smith AM, Constantinides GA, Cheung PYK, 2004, Exploration of Heterogeneous Reconfigurable Architectures, Proceedings of IEE seminar on system on chip design, test, and techology, Pages: 1-6
Constantinides G A, Cheung, P Y K, et al., 2003, Wordlength optimization for linear digital signal processing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol: 22, Pages: 1432-1442, ISSN: 0278-0070
Lemke RP, Zhang W, Balcerazak D, et al., 2003, Expression and activity of matrix metallo proteinases 2 and 9 and their inhibitors in rat lungs during the perinatal period and in diaphragmatic hernia, EXPERIMENTAL LUNG RESEARCH, Vol: 29, Pages: 261-276, ISSN: 0190-2148
- Author Web Link
- Cite
- Citations: 9
Wiangtong T, Cheung PYK, Luk W, 2003, A unified codesign run-time environment for the UltraSONIC reconfigurable computer, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, 1 - 3 September 2003, Publisher: Springer-Verlag Berlin, Pages: 396-405
Wiangtong T, Cheung PYK, Luk W, 2003, Cluster-driven hardware/software partitioning and scheduling approach for a reconfigurable computer system, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, 1 - 3 September 2003, Publisher: Springer-Verlag Berlin, Pages: 1071-1074
Wiangtong T, Cheung PYK, Luk W, 2003, Cluster-driven hardware/software partitioning and scheduling approach for a reconfigurable computer system, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, 1 - 3 September 2003, Publisher: Springer-Verlag Berlin, Pages: 1071-1074
Lee DU, Luk W, Villasenor J, et al., 2003, Non-uniform segmentation for hardware function evaluation, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, 1 - 3 September 2003, Publisher: Springer-Verlag Berlin, Pages: 796-807
Lee DU, Luk W, Villasenor J, et al., 2003, A hardware Gaussian noise generator for channel code evaluation, Los Alamitos, 11th annual IEEE symposium on field-programmable custom computing machines (FCCM 2003), Napa, California, 9 - 11 April 2003, Publisher: IEEE Computer Soc, Pages: 69-78
Sedcole NP, Cheung PYK, Constantinides GA, et al., 2003, A reconfigurable platform for real-time embedded video image processing, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, 1 - 3 September 2003, Publisher: Springer-Verlag Berlin, Pages: 606-615
Lee TK, Derbyshire A, Luk W, et al., 2003, High-level language extensions for run-time reconfigurable systems, New York, 2nd international conference on field-programmable technology (ICFPT 2003), University of Tokyo, Tokyo, Japan, Publisher: IEEE, Pages: 144-151
Hettiaratchi S, Cheung PYK, 2003, Mesh partitioning approach to energy efficient data layout, Los Alamitos, Design, automation and test in europe conference and exhibition (DATE 03), Munich, Germany, 3 - 7 March 2003, Publisher: IEEE Computer Soc, Pages: 1076-1081
Wiangtong T, Cheung PYK, Luk W, 2003, A unified codesign run-time environment for the UltraSONIC reconfigurable computer, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, 1 - 3 September 2003, Publisher: Springer-Verlag Berlin, Pages: 396-405
Wiangtong T, Ewe CT, Cheung PYK, 2003, SONICmole: a debugging environment for the ultrasonic reconfigurable computer, New York, IEEE international symposium on circuits and systems, Bangkok, Thailand, 25 - 28 May 2003, Publisher: IEEE, Pages: 808-811
Lee TK, Derbyshire A, Luk W, et al., 2003, High-level language extensions for run-time reconfigurable systems, New York, 2nd international conference on field-programmable technology (ICFPT 2003), Univ Tokyo, Tokyo, Japan, 15 - 17 December 2003, Publisher: IEEE, Pages: 144-151
Sidahao N, Constantinides GA, Cheung PY, 2003, Architectures for function evaluation on FPGAs, New York, IEEE international symposium on circuits and systems, Bangkok, Thailand, 25 - 28 May 2003, Publisher: IEEE, Pages: 804-807
Lee DU, Luk W, Villasenor J, et al., 2003, Non-uniform segmentation for hardware function evaluation, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, 1 - 3 September 2003, Publisher: Springer-Verlag Berlin, Pages: 796-807
Royal A, Cheung PYK, 2003, Globally asynchronous locally synchronous FPGA architectures, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, 1 - 3 September 2003, Publisher: Springer-Verlag Berlin, Pages: 355-364
Lee DU, Luk W, Villasenor J, et al., 2003, A hardware Gaussian noise generator for channel code evaluation, Los Alamitos, 11th annual IEEE symposium on field-programmable custom computing machines (FCCM 2003), Napa, California, Publisher: IEEE Computer Soc, Pages: 69-78
This data is extracted from the Web of Science and reproduced under a licence from Thomson Reuters. You may not copy or re-distribute this data in whole or in part without the written consent of the Science business of Thomson Reuters.