Imperial College London

ProfessorWayneLuk

Faculty of EngineeringDepartment of Computing

Professor of Computer Engineering
 
 
 
//

Contact

 

+44 (0)20 7594 8313w.luk Website

 
 
//

Location

 

434Huxley BuildingSouth Kensington Campus

//

Summary

 

Publications

Citation

BibTex format

@article{Le:2014:10.1109/TVLSI.2013.2251430,
author = {Le, Masle A and Luk, W},
doi = {10.1109/TVLSI.2013.2251430},
journal = {IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS},
pages = {631--640},
title = {Mapping Loop Structures onto Parametrized Hardware Pipelines},
url = {http://dx.doi.org/10.1109/TVLSI.2013.2251430},
volume = {22},
year = {2014}
}

RIS format (EndNote, RefMan)

TY  - JOUR
AU - Le,Masle A
AU - Luk,W
DO - 10.1109/TVLSI.2013.2251430
EP - 640
PY - 2014///
SN - 1063-8210
SP - 631
TI - Mapping Loop Structures onto Parametrized Hardware Pipelines
T2 - IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
UR - http://dx.doi.org/10.1109/TVLSI.2013.2251430
UR - http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000332124200017&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=1ba7043ffcc86c417c072aa74d649202
VL - 22
ER -