Imperial College London

ProfessorWayneLuk

Faculty of EngineeringDepartment of Computing

Professor of Computer Engineering
 
 
 
//

Contact

 

+44 (0)20 7594 8313w.luk Website

 
 
//

Location

 

434Huxley BuildingSouth Kensington Campus

//

Summary

 

Publications

Citation

BibTex format

@inproceedings{Pell:2006:10.1109/FPL.2006.311204,
author = {Pell, O and Luk, W},
doi = {10.1109/FPL.2006.311204},
pages = {125--130},
title = {Compiling higher-order polymorphic hardware descriptions into parametrised vhdl libraries with flexible placement information},
url = {http://dx.doi.org/10.1109/FPL.2006.311204},
year = {2006}
}

RIS format (EndNote, RefMan)

TY  - CPAPER
AB - We present a framework for generating parametrised high-performance IP library cores from high level descriptions. Our system is based around the Quartz language which provides advanced features such as polymorphism, overloading, higher-order combinators and formal reasoning while supporting precise and flexible control of layout for efficient FPGA design and compiling into parametrised VHDL libraries. We illustrate the application of our system to the design of several example circuits; placement constraints generated by our system can increase clock frequency by up to 25% and can also reduce area. Quartz placement information is flexible, allowing us to easily describe placed circuits which can be compacted when specialised for particular input values. We describe a self-specialising multiplier which adjusts component locations when some input bits are known; this multiplier can be easily integrated into larger circuits such as FIR filters or matrix multipliers. © 2006 IEEE.
AU - Pell,O
AU - Luk,W
DO - 10.1109/FPL.2006.311204
EP - 130
PY - 2006///
SP - 125
TI - Compiling higher-order polymorphic hardware descriptions into parametrised vhdl libraries with flexible placement information
UR - http://dx.doi.org/10.1109/FPL.2006.311204
ER -