Imperial College London

ProfessorWayneLuk

Faculty of EngineeringDepartment of Computing

Professor of Computer Engineering
 
 
 
//

Contact

 

+44 (0)20 7594 8313w.luk Website

 
 
//

Location

 

434Huxley BuildingSouth Kensington Campus

//

Summary

 

Publications

Citation

BibTex format

@inproceedings{Derbyshire:2006:10.1145/1176760.1176773,
author = {Derbyshire, A and Becker, T and Luk, W},
doi = {10.1145/1176760.1176773},
pages = {93--102},
title = {Incremental elaboration for run-time reconfigurable hardware designs},
url = {http://dx.doi.org/10.1145/1176760.1176773},
year = {2006}
}

RIS format (EndNote, RefMan)

TY  - CPAPER
AB - We present a new technique for compiling run-time reconfigurable hardware designs. Run-time reconfigurable embedded systems can deliver promising benefits over implementations in application specific integrated circuits (ASICs) or microprocessors. These systems can often provide substantially more computational power than microprocessors and support higher exibility than ASICs. The compilation of hardware during run time, however, can add significant run-time overhead to these systems. We introduce a novel compilation technique called incremental elaboration, which enables circuits to be dynamically generated during run time. We propose a set-based model for incremental elaboration, and explain how it can be used in the hardware compilation process. Our approach is illustrated by various designs, particulary those for pattern matching and shape-adaptive template matching. Copyright 2006 ACM.
AU - Derbyshire,A
AU - Becker,T
AU - Luk,W
DO - 10.1145/1176760.1176773
EP - 102
PY - 2006///
SP - 93
TI - Incremental elaboration for run-time reconfigurable hardware designs
UR - http://dx.doi.org/10.1145/1176760.1176773
ER -