Publications

BibTex format

@article{Raad:2022:10.1145/3498683,
author = {Raad, A and Maranget, L and Vafeiadis, V},
doi = {10.1145/3498683},
journal = {Proceedings of the ACM on Programming Languages},
pages = {1--31},
title = {Extending Intel-x86 consistency and persistency: formalising the semantics of Intel-x86 memory types and non-temporal stores},
url = {http://dx.doi.org/10.1145/3498683},
volume = {6},
year = {2022}
}

Download

RIS format (EndNote, RefMan)

TY  - JOUR
AB  - Existing semantic formalisations of the Intel-x86 architecture cover only a small fragment of its available features that are relevant for the consistency semantics of multi-threaded programs as well as the persistency semantics of programs interfacing with non-volatile memory.We extend these formalisations to cover: (1) non-temporal writes, which provide higher performance and are used to ensure that updates are flushed to memory; (2) reads and writes to other Intel-x86 memory types, namely uncacheable, write-combined, and write-through; as well as (3) the interaction between these features. We develop our formal model in both operational and declarative styles, and prove that the two characterisations are equivalent. We have empirically validated our formalisation of the consistency semantics of these additional features and their subtle interactions by extensive testing on different Intel-x86 implementations.
AU  - Raad,A
AU  - Maranget,L
AU  - Vafeiadis,V
DO  - 10.1145/3498683
EP  - 31
PY  - 2022///
SN  - 2475-1421
SP  - 1
TI  - Extending Intel-x86 consistency and persistency: formalising the semantics of Intel-x86 memory types and non-temporal stores
T2  - Proceedings of the ACM on Programming Languages
UR  - http://dx.doi.org/10.1145/3498683
UR  - https://dl.acm.org/doi/10.1145/3498683
UR  - http://hdl.handle.net/10044/1/97417
VL  - 6
ER  -

Download

DrAzaleaRaad

Contact

Location

Summary

Citation

BibTex format

RIS format (EndNote, RefMan)