Imperial College London

Professor Peter Y. K. Cheung

Faculty of EngineeringDyson School of Design Engineering

Head of the Dyson School of Design Engineering
 
 
 
//

Contact

 

+44 (0)20 7594 6200p.cheung Website

 
 
//

Assistant

 

Mrs Wiesia Hsissen +44 (0)20 7594 6261

 
//

Location

 

910BElectrical EngineeringSouth Kensington Campus

//

Summary

 

Publications

Citation

BibTex format

@article{Cope:2011:10.1007/978-3-642-24568-8_4,
author = {Cope, B and Cheung, PYK and Luk, W and Howes, L},
doi = {10.1007/978-3-642-24568-8_4},
journal = {Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)},
pages = {63--83},
title = {A systematic design space exploration approach to customising multi-processor architectures: Exemplified using graphics processors},
url = {http://dx.doi.org/10.1007/978-3-642-24568-8_4},
volume = {6760 LNCS},
year = {2011}
}

RIS format (EndNote, RefMan)

TY  - JOUR
AB - © 2011, Springer-Verlag Berlin Heidelberg. A systematic approach to customising Homogeneous Multi-Processor (HoMP) architectures is described. The approach involves a novel design space exploration tool and a parameterisable system model. Post-fabrication customisation options for using reconfigurable logic with a HoMP are classified. The adoption of the approach in exploring pre- and post-fabrication customisation options to optimise an architecture’s critical paths is then described. The approach and steps are demonstrated using the architecture of a graphics processor. We also analyse on-chip and off-chip memory access for systems with one or more processing elements (PEs), and study the impact of the number of threads per PE on the amount of off-chip memory access and the number of cycles for each output. It is shown that post-fabrication customisation of a graphics processor can provide up to four times performance improvement for negligible area cost.
AU - Cope,B
AU - Cheung,PYK
AU - Luk,W
AU - Howes,L
DO - 10.1007/978-3-642-24568-8_4
EP - 83
PY - 2011///
SN - 0302-9743
SP - 63
TI - A systematic design space exploration approach to customising multi-processor architectures: Exemplified using graphics processors
T2 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
UR - http://dx.doi.org/10.1007/978-3-642-24568-8_4
VL - 6760 LNCS
ER -