Imperial College London

DrThomasClarke

Faculty of EngineeringDepartment of Electrical and Electronic Engineering

Principal Teaching Fellow of Technological Transformation
 
 
 
//

Contact

 

t.clarke

 
 
//

Location

 

615Electrical EngineeringSouth Kensington Campus

//

Summary

 

Publications

Citation

BibTex format

@inproceedings{ALBAHARNA:1994:10.1109/ICCD.1994.331884,
author = {ALBAHARNA, OT and CHEUNG, PYK and CLARKE, TJ},
doi = {10.1109/ICCD.1994.331884},
pages = {184--189},
publisher = {I E E E, COMPUTER SOC PRESS},
title = {AREA & TIME LIMITATIONS OF FPGA-BASED VIRTUAL HARDWARE},
url = {http://dx.doi.org/10.1109/ICCD.1994.331884},
year = {1994}
}

RIS format (EndNote, RefMan)

TY  - CPAPER
AU - ALBAHARNA,OT
AU - CHEUNG,PYK
AU - CLARKE,TJ
DO - 10.1109/ICCD.1994.331884
EP - 189
PB - I E E E, COMPUTER SOC PRESS
PY - 1994///
SN - 1063-6404
SP - 184
TI - AREA & TIME LIMITATIONS OF FPGA-BASED VIRTUAL HARDWARE
UR - http://dx.doi.org/10.1109/ICCD.1994.331884
UR - https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:A1994BC12P00034&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=a2bf6146997ec60c407a63945d4e92bb
ER -