I teach and research in Department of Computing at Imperial College London. I lead the Programming Languages and Systems Section and the Custom Computing Research Group, and I direct the EPSRC Centre for Doctoral Training in High-performance Embedded and Distributed Systems and the Centre for Advanced Financial Engineering. I was Visiting Professor at Stanford University from November 2006 until August 2009.
I am a Fellow of the Royal Academy of Engineering, the IEEE, and the BCS. I am also a Senior Advisor of Maxeler, an Advisory Board Member of BlueBee, and the Honorary Fellowship Advisor of the Croucher Foundation.
et al., 2018, Stream Processing Dual-Track CGRA for Object Inference, Ieee Transactions on Very Large Scale Integration (vlsi) Systems, Vol:26, ISSN:1063-8210, Pages:1098-1111
et al., Recursive pipelined genetic propagation for bilevel optimisation, FPL
Liu S, Niu X, Luk W, 2018, A Low-Power Deconvolutional Accelerator for Convolutional Neural Network Based Segmentation on FPGA: Abstract Only., ACM, Pages:293-293
Zhao R, Niu X, Luk W, 2018, Automatic Optimising CNN with Depthwise Separable Convolution on FPGA: (Abstact Only)., ACM, Pages:285-285
Ng H-C, Liu S, Luk W, 2018, ADAM: Automated Design Analysis and Merging for Speeding up FPGA Development., ACM, Pages:189-198