Imperial College London

ProfessorWayneLuk

Faculty of EngineeringDepartment of Computing

Professor of Computer Engineering
 
 
 
//

Contact

 

+44 (0)20 7594 8313w.luk Website

 
 
//

Location

 

434Huxley BuildingSouth Kensington Campus

//

Summary

 

Publications

Citation

BibTex format

@inproceedings{Zhao:2018,
author = {Zhao, R and Liu, S and Ng, H-C and Wang, E and Davis, JJ and Niu, X and Wang, X and Shi, H and Constantinides, GA and Cheung, PYK and Luk, W},
pages = {120--127},
publisher = {IEEE},
title = {Hardware Compilation of Deep Neural Networks: An Overview},
url = {http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000447635800022&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=1ba7043ffcc86c417c072aa74d649202},
year = {2018}
}

RIS format (EndNote, RefMan)

TY  - CPAPER
AU - Zhao,R
AU - Liu,S
AU - Ng,H-C
AU - Wang,E
AU - Davis,JJ
AU - Niu,X
AU - Wang,X
AU - Shi,H
AU - Constantinides,GA
AU - Cheung,PYK
AU - Luk,W
EP - 127
PB - IEEE
PY - 2018///
SN - 2160-0511
SP - 120
TI - Hardware Compilation of Deep Neural Networks: An Overview
UR - http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000447635800022&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=1ba7043ffcc86c417c072aa74d649202
UR - http://hdl.handle.net/10044/1/62208
ER -